



Group-Semi N-Channel MOSFET

Dec 2020

GENERAL DESCRIPTION

Group Semiconductor (GS) has series Trench power MOSFET platforms for voltage up 20V to 200 volts, both with design service and manufacturing capability, including cell, termination design and simulation.

The GS 30V 40A N-Channel Power MOSFET is a Low voltage P channel Trench power MOSFET sample with advanced technology to have better characteristics, such as fast switching time, low Ciss and Crss, low on resistance and excellent avalanche characteristics, making it especially suitable for applications which require superior power density and outstanding efficiency.


GENERAL FEATURES

- $V_{DS} = 30V, I_D = 20A$
 $DS(ON) < 10m\Omega @ V_{GS} = 10V$
 $R_{DS(ON)} < 12m\Omega @ V_{GS} = 4.5V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high EAS
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- SR
- Inverters

Package	Pin Configuration (Top View)
TO-252	



Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Off Characteristics						
BVDSS	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A, T_J = 25^\circ C$	30	-	-	V
V_{GS}	Gate-Source Voltage		± 20			V
I_D	Continuous Drain Current	$TC = 25^\circ C$ $TC = 100^\circ C$	40 28			A
I_{DM}	Pulsed Drain Current ^C		130			A
I_{AS}	Avalanche Current ^C		15			A
EAS	Avalanche energy $L = 0.1mH$ ^C		100			mJ
P_D	Power Dissipation ^B	$TC = 25^\circ C$ $TC = 70^\circ C$	3.1 2			W
T_J, T_{STG}	Junction and Storage Temperature Range		-55 to 150			$^\circ C$
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 60V, V_{GS} = 0V$ $-T_J = 55^\circ C$	-	-	1 5	μA μA
IGSSF	Gate-Body Leakage Current, Forward	$V_{GS} = 12V, V_{DS} = 0V$	-	-	100	nA
IGSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = -12V, V_{DS} = 0V$	-	-	-100	nA



Thermal Characteristics						
R _{θJA}	Maximum Junction-to-Ambient ^A		40			°C/W
	Maximum Junction-to-Ambient ^{A D}		75			°C/W
R _{θJC}	Maximum Junction-to-Case		24			°C/W
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	0.6	0.8	1	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D = 20A V _{GS} = 4.5V, I _D =18A	-	4.5 5	5.5 7	mΩ
g _{FS}	Forward Transconductance	V _{DS} = 4.5V, I _D = 20A	-	70	-	S
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	3.2	-	Ω
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 15V, V _{GS} = 0V, f=1MHz	-	1150	-	pF
C _{oss}	Output Capacitance		-	180	-	pF
C _{rss}	Reverse Transfer Capacitance		-	105	-	pF
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} = 15V, R _G = 3Ω, I _D = 20A , V _{GS} = 10V (Note 5, 6)	-	6.5	-	ns
t _r	Turn-On Rise Time		-	2	-	ns
t _{d(off)}	Turn-Off Delay Time		-	17	-	ns
t _f	Turn-Off Fall Time		-	3.5	-	ns
Q _{g(10V)}	Total Gate Charge	V _{DS} = 15V, I _D = 20A,	-	20	-	nC
Q _{g(4.5V)}	Total Gate Charge		-	9.5	-	nC
Q _{gs}	Gate-Source Charge		-	2.7	-	nC
Q _{gd}	Gate-Drain Charge		-	5	-	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-33	-	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	-	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0V, I _S = 1A	-	0.7	1.2	V
t _{rr}	Reverse Recovery Time	I _F =30A, dI/dt=100A/us	-	8.7	-	ns
Q _{rr}	Reverse Recovery Charge		-	13.5	-	nC

A. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C. The Power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on T_{J(MAX)} = 175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)} = 175°C. Ratings are based on low frequency and duty cycles to keep initial T_J = 25°C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.







F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)} = 175°C. The SOA curve provides a single pulse rating.

G. The maximum current limited by package.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)











Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

